In this clock driver project, I used the Cadence Design Environment and the Virtuoso Simulation to design...
Embed
Designed a NOR3 gate surrounded with a guard ring, a differential amplifier including- 2D centroiding...
Embed
In this clock driver project, I used the Cadence Design Environment and the Virtuoso Simulation to design...
Embed
Designed a NOR3 gate surrounded with a guard ring, a differential amplifier including- 2D centroiding...
Embed