Clock Driver / Super Buffer

In this clock driver project, I used the Cadence Design Environment and the Virtuoso Simulation to design...

favorite_outline

VLSI Projects

Designed a NOR3 gate surrounded with a guard ring, a differential amplifier including- 2D centroiding...

favorite_outline